Skip to content

Booksellers & Trade Customers: Sign up for online bulk buying at trade.atlanticbooks.com for wholesale discounts

Booksellers: Create Account on our B2B Portal for wholesale discounts

Complete Symbolic Simulation of Systemc Models: Efficient Formal Verification of Finite Non-Terminating Programs

by Vladimir Herdt
Save 35% Save 35%
Current price ₹3,672.00
Original price ₹5,649.00
Original price ₹5,649.00
Original price ₹5,649.00
(-35%)
₹3,672.00
Current price ₹3,672.00

Imported Edition - Ships in 12-14 Days

Free Shipping in India on orders above Rs. 500

Request Bulk Quantity Quote
+91
Book cover type: Paperback
  • ISBN13: 9783658126797
  • Binding: Paperback
  • Subject: N/A
  • Publisher: Springer
  • Publisher Imprint: Springer Vieweg
  • Publication Date:
  • Pages: 162
  • Original Price: EUR 49.99
  • Language: English
  • Edition: 2016
  • Item Weight: 245 grams
  • BISAC Subject(s): Hardware / General, Software Development & Engineering / General, and Data Science / General

From the Back Cover

In his master thesis, Vladimir Herdt presents a novel approach, called complete symbolic simulation, for a more efficient verification of much larger (non-terminating) SystemC programs. The approach combines symbolic simulation with stateful model checking and allows to verify safety properties in (cyclic) finite state spaces, by exhaustive exploration of all possible inputs and process schedulings. The state explosion problem is alleviated by integrating two complementary reduction techniques. Compared to existing approaches, the complete symbolic simulation works more efficiently, and therefore can provide correctness proofs for larger systems, which is one of the most challenging tasks, due to the ever increasing complexity.

Contents

  • Verification of Systems
  • Introduction to Formal Verification of SystemC Models
  • Symbolic Model Checking with Partial Order Reduction
  • Efficient Symbolic State Matching using State Subsumption
  • Heuristic Approaches for Symbolic State Matching
  • Evaluation of Proposed Techniques

Target Groups

  • Lecturers and Students of Computer Sciences and Electrical Engineering
  • Hardware Designers and Verification Engineers using SystemC

The Author

Vladimir Herdt is working as Research Assistant in the Group of Computer Architecture at the University of Bremen, where he is pursuing his PhD degree.


Vladimir Herdt is working as Research Assistant in the Group of Computer Architecture at the University of Bremen, where he is pursuing his PhD degree.

Trusted for over 49 years

Family Owned Company

Secure Payment

All Major Credit Cards/Debit Cards/UPI & More Accepted

New & Authentic Products

India's Largest Distributor

Need Support?

Whatsapp Us