Skip to content

Booksellers & Trade Customers: Sign up for online bulk buying at trade.atlanticbooks.com for wholesale discounts

Booksellers: Create Account on our B2B Portal for wholesale discounts

New Data Structures and Algorithms for Logic Synthesis and Verification

by Luca Gaetano Amaru
Save 35% Save 35%
Current price ₹3,639.00
Original price ₹5,597.00
Original price ₹5,597.00
Original price ₹5,597.00
(-35%)
₹3,639.00
Current price ₹3,639.00

Imported Edition - Ships in 12-14 Days

Free Shipping in India on orders above Rs. 500

Request Bulk Quantity Quote
+91
Book cover type: Paperback
  • ISBN13: 9783319827537
  • Binding: Paperback
  • Subject: N/A
  • Publisher: Springer
  • Publisher Imprint: Springer
  • Publication Date:
  • Pages: 156
  • Original Price: EUR 49.99
  • Language: English
  • Edition: Softcover Repri
  • Item Weight: 257 grams
  • BISAC Subject(s): Electronics / Circuits / General, Computer Architecture, and Logic Design

From the Back Cover

This book introduces new logic primitives for electronic design automation tools. The author approaches fundamental EDA problems from a different, unconventional perspective, in order to demonstrate the key role of rethinking EDA solutions in overcoming technological limitations of present and future technologies. The author discusses techniques that improve the efficiency of logic representation, manipulation and optimization tasks by taking advantage of majority and biconditional logic primitives. Readers will be enabled to accelerate formal methods by studying core properties of logic circuits and developing new frameworks for logic reasoning engines.

- Provides a comprehensive, theoretical study on majority and biconditional logic for logic synthesis;

- Updates the current scenario in synthesis and verification - especially in light of emerging technologies;

- Demonstrates applications to CMOS technology and emerging technologies.

Luca Gaetano Amaru is a Senior II, R&D Engineer at Synopsys Inc., Mountain View, CA. Formerly, he was a research assistant and PhD student in Computer Science at EPFL, Integrated Systems Laboratory, Lausanne, Switzerland, where he worked on new data structures and algorithms for logic synthesis and verification, under the direction of Prof. De Micheli, Dr. Gaillardon and Prof. Burg. He received his Bachelor's Degree in Electronic Engineering, with honors, from Politecnico di Torino, Italy, in 2009. In 2011 he received his double Master's Degree in Electronic Engineering, with honors, from Politecnico di Torino, Italy, and Politecnico di Milano, Italy. In 2014, he was a visiting researcher at Stanford University, Palo Alto, CA, USA.

Trusted for over 49 years

Family Owned Company

Secure Payment

All Major Credit Cards/Debit Cards/UPI & More Accepted

New & Authentic Products

India's Largest Distributor

Need Support?

Whatsapp Us